Welcome to the Munich Nanotech Benchmark Library (MNT Bench)!

The development and improvement of physical design tools for Field-coupled Nanocomputing (FCN) is critical to the success of this emerging technology. To compare the results of new physical design algorithms, this benchmark suite provides common benchmark functions in the field combined with state-of-the-art layouts. In addition to layouts using different gate sets, such as the QCA ONE📄 gate library for Quantum-dot Cellular Automata (QCA) or Bestagon📄 for Silicon Dangling Bonds (SiDBS), the following benchmark library also differentiates between different underlying clocking schemes such as 2DDWave📄, USE📄, RES📄, ESR📄 or ROW📄. Furthermore, all layouts have been verified using fiction's equivalence checker📄.

All layouts can be downloaded as fiction gate-level layouts files (.fgl), which can be parsed and generated by fiction.

The respective publications for the gate libraries, benchmarks, clocking schemes, physical design algorithms and optimization algorithms can be found by clicking the corresponding paper (📄) symbol.

In order to create a benchmark set according to your needs, simply fill out the form below.

Benchmark Selection

Please select the desired benchmarks from the set of all available ones or select all .

Trindade16📄 Benchmarks :
{% for benchmark_trindade in trindade %}
{{ benchmark_trindade.name }}
{% endfor %}
Fontes18📄 Benchmarks :
{% for benchmark_fontes in fontes %}
{{ benchmark_fontes.name }}
{% endfor %}
ISCAS85📄 Benchmarks :
{% for benchmark_iscas in iscas %}
{{ benchmark_iscas.name }}
{% endfor %}
EPFL📄 Benchmarks :
{% for benchmark_epfl in epfl %}
{{ benchmark_epfl.name }}
{% endfor %}

Technology Selection

Next, technological specifications for the selected benchmarks must be chosen. The gate library defines the selection of gates that can be used, while the clocking scheme defines the underlying arrangement of clock zones on the layout. For details, see the level description.

Abstraction Level

Select the abstraction level:

Gate Library

Select the used gate library:

Clocking Scheme

Select the underlying clocking scheme:

Choose Best to automatically select the best clocking scheme, physical design algorithm and optimizations w.r.t. layout area:

Physical Design Algorithm

Select the physical design algorithm used to create the chosen layouts:

Optimization Algorithm

For Ortho and NanoPlaceR, choose the applied optimization algorithms:

Download

Number of selected benchmarks:  
0
     
File Size (compressed):  
0
     
File Size (uncompressed):  
0
 
After the download button is clicked, all benchmark functions provided as .v files and selected layouts provided as .fgl files are downloaded as a .zip archive. Details of the file format are provided. Alternatively, a pre-generated archive with all benchmarks can be downloaded.
Selected Benchmarks:
{% for table in tables %}
{{ table|safe }}
{% endfor %}

In case you have any problems or questions feel free to contact us via nanotech.cda@xcit.tum.de. More on our work on nanotechnologies is summarized on this page.

If you use any of the algorithms in your work, please consider citing them as shown on this page.